OPTIMIZING HPCG ON TIANHE2 AT THE FULL-SYSTEM SCALE

Chao Yang, Yutong Lu CAS NUDT

Tianhe-2

Compute node

- Total number: 16000
- Each with 2 12-core CPUs + 3 57-core MICs

	CPU: Intel Xeon E5-2692	MIC: Intel Xeon Phi 31S1P
Frequency	2.2 GHz	1.1 GHz
Sockets/Cores/Threads	2 / 12 / 24	1 / 57 / 228
SIMD Width	4 double / 8 integer	8 double / 16 integer
Instruction Set	AVX	IMCI
Peak Gflops in D.P.	422.4	1003.2
L1 / L2 / L3 Cache	32 KB / 256 KB / 30 MB	32 KB / 512 KB / -
Memory Capacity	64 GB	8 GB
Stream Bandwidth	78 GB/s	180 GB/s

Algorithms in HPCG

₩ BLAS-1

- WAXPBY (3)
 - w=*a**x+*b**y
- DotProduct (3)
 - MPI_AllReduce comm
- ₭ Sparse BLAS-2
 - SpMV
 - MPI neighboring comm

<mark>೫ Preconditioner M⁻¹</mark>

- SymGS
 - SpMV-like
 - MPI neighboring comm
- Restriction
- Prolongation

Algorithm 1 PCG for Ax = b

Input: A, b, x_0 , it_{max} , ε 1: $r_0 \leftarrow b - Ax_0$ 2: repeat (i = 0, 1, ...)3: $z_i \leftarrow M^{-1}r_i$ 4: $s_i \leftarrow (r_i, z_i)$ 5: if (i = 0) $p_i \leftarrow z_i$ 6: else $p_i \leftarrow z_i + (s_i/s_{i-1})p_{i-1}$ 7: $\alpha_i \leftarrow s_i/(p_i, Ap_i)$ 8: $x_{i+1} \leftarrow x_i + \alpha_i p_i$ 9: $r_{i+1} \leftarrow r_i - \alpha_i Ap_i$ 10: until $(i + 1 = it_{max})$ or $(||r_{i+1}||_2/||r_0||_2 \le \varepsilon)$ Output: x_{i+1}



Heterogeneous Domain Decomposition



Overlapping comm. & comput.

- Each regular subdomain is divided into
 - Outer part → CPU
 - Inner part → Acclerator



Heterogeneous DD for HPCG

- inner-outer domain decomposition
 - Pros
 - Isolated communication
 - No data transfer needed between inner parts
 - Inner parts are free of MPI communication



Overhead of allocation in offload

- Optimization phase
 - About 3GB data is allocated and transferred
- Unfortunate facts
 - MIC_TASK_NUM=1: cost=3s
 - MIC_TASK_NUM=3: cost=8s
 - MIC_TASK_NUM=3 (without #pragma omp parallel): cost=9s



Load balance

- Analysis on the finest level
 - Assume the subdomain size is $N_x N_y N_z$ and the thickness of outer is L



• Computing capacity $R_{\text{theoretical}}$

$$= \frac{\text{flops}_{\text{mic}}}{\text{flops}_{\text{cpu}} + \text{flops}_{\text{mic}}}$$

• Let
$$R_{ ext{effective}} \gtrsim R_{ ext{theoretica}} pprox 87.7\%$$

- A few typical values (right)
- Conclusion
 - L=4 is the best choice



Load balance

- V-cycle geometric MG (4 levels)
 - Fine grid: (NX, NY, NZ) → coarse grid: (NX/2, NY/2, NZ/2)



Asynchronous data movement

Two types

Computation of CPU task

Computation of MIC task

MPI

CPU

MIC

MDI noighboring comm	Preceding kernel	Current kernel	Calling position		
	WAXPBY	SpMV	CG		
 PCI-E data transfoer 	SymGS (Pre-smoother)	SpMV	MG (Level 0-1)		
 Four-step procedure 	Prolongation	SymGS (Post-smoother)	MG (Level 0-2)		
WAXPBY	SpMV				

Computation of CPU task

Computation of MIC task

#

(a) The unfused schedule.

1

2 4

3



(b) The fused schedule.

Optimizations: SpMV

Sparse matrix format: CSR ->ELLPACK or SELLPACK

```
for (i=0; i< nrows/nb; i++) {
  register m512d vsum0, vsum1, vx0, vx1, vv0, vv1;
  register m512i vcol0, vcol1;
  vsum0 = mm512 setzero pd();
  vsum1 = mm512 setzero pd();
  for (int k = 0; k < nnzs in row; k++) {
    vcol0 = mm512 load epi32(&(cols[i×(nb×nnzs in row) + k×nb]));
    vcol1 = mm512 permute4f128 epi32(vcol0, MM PERM BADC);
    vx0 = mm512 i32logather pd(vcol0, x, sizeof(double));
    vx1 = mm512 i32logather pd(vcol1, x, sizeof(double));
    vv0 = mm512 load pd(&(nnz[i×(nb×nnzs in row) + k×nb]));
    vv1 = mm512 \text{ load } pd(\&(nnz[i\times(nb\timesnnzs in row) + k\timesnb + 8]);
    vsum0 = mm512 \text{ fmadd } pd(vx0, vv0, vsum0);
    vsum1 = mm512 \text{ fmadd } pd(vx1, vv1, vsum1);
  mm512 storenrngo pd(&(y[i×nb]), vsum0);
  mm512 storenrngo pd(&(y[i×nb + 8]), vsum1);
```

Optimizations: SymGS

- Symmetric Gauss-Seidel: SymGS(A,x,b)
 - Multi-coloring for fine-grained parallelism
 - Different strategies may result in different convergence behavior
 - Temporal locality
 - Exploit data reuse between forward/backward sweeps
 - Fused forward/backward sweep



Red-black relaxation along dimension *z*

Step 1, forward sweep of red planes

Step 2, forward sweep of black planes

Step 3, backward sweep of black planes

Step 4, backward sweep of red planes

Optimizations: SymGS

- Symmetric Gauss-Seidel: SymGS(A,x,b)
 - MIC side: fused F/B GS + 2D thread grouping



Optimizations: SymGS

- Symmetric Gauss-Seidel: SymGS(A,x,b)
 - MIC side: fused F/B GS for irregular domain partition



Final full-system scale results





Some comments

- HPCG is highly bandwidth-limited and may be benefited
 - from data reuse (via register/cache etc), and/or
 - from hiding data movement (PCI-E transfer, halo exchange, etc).
- Enabling and scaling HPCG on heterogeneous systems is not easy because of possible
 - load imbalance among different computing units,
 - extra data movement between host and device, and
 - convergence penalty due to breaking of data dependency.
- The inner-outer domain decomposition method proves to be a good way to go due to
 - adjustable load balance,
 - reduced data movement, and
 - small convergence penalty.



MORE DETAILS CAN BE FOUND IN OUR IJHPCA PAPER

THANK YOU!